ABB DO620 automation processor module

ABB DO620 automation processor module

ABB DO620 automation processor module

Brand ABB color Standard Application Industrial height 315mm rated current 410mA
Protection Level IP45 Suitable for motor power 76KW Application Site Power Industry BOM Number GJR2391500R1220 Power industry HIEE401782R0001 Part Number DO620
Applicable pipe 2 Whether imported is weighing 4.88 kg can be sold nationwide

ABB DO620 automation processor module

Brand ABB color Standard Application Industrial height 315mm rated current 410mA
Protection Level IP45 Suitable for motor power 76KW Application Site Power Industry BOM Number GJR2391500R1220 Power industry HIEE401782R0001 Part Number DO620
Applicable pipe 2 Whether imported is weighing 4.88 kg can be sold nationwide

ABB DO620 automation processor module

MB86S02 video image sensor collects video image information under the control of FPGA. MB86S02 starts video signal acquisition after receiving the acquisition command from PC. FPGA, as the core control unit of the system, is not only responsible for video image acquisition. It is also responsible for the pre-processing of video image information and the data interaction between each unit module of the system. In view of the large amount of video image data, in order to ensure the real-time requirements of the system, the system adopts large-capacity off-chip SDRAMR to cache the collected video image information. The SDRAM controller is implemented by FPGA, and the video image information must be filtered by FPGA after being cached by SDRAM. In order to eliminate the noise interference in the image information, the system uses the median filter to process the collected video information, and the filtered data enters the DSP through the FPGA internal FIFO for the next step of compression processing. After powering on the DSP, the bootstrap program is self-loaded first and waits for the request from FPGA. After receiving the request from FPGA, the DSP establishes an EDMA channel to obtain video data from FPGA. After storing a full frame, the video image is compressed by JPEG and the compressed video image information is cached by FIFO. Under the control of FPGA, the data cache of the USB interface controller is written, waiting for the reading request of the PC, and the USB interface controller writes the data to port 1 of PDIUSBD12 after receiving the reading request of the PC, so that the PC can read the data in the next step.

2 Overall design of system software

The software design of the system can also be divided into two parts according to the overall division of the hardware structure. The operation of the whole system is shown in Figure 2. The programs of FPGA and DSP run independently and complete real-time data interaction through interrupt signals. The instruction from FPGA to DSP is to send an EDMA request through FPGA, and the DSP establishes an EDMA channel in response to the EDMA request and starts to read the pre-processed data from the FIFO. When the DSP transmits data to the FPGA, it sends an interrupt signal to the FPGA. Let it read the compressed image data out of the FIFO.

The whole system workflow can be simply described as follows: After the system is powered on, the DSP is bootstrapped by flash first, and the boot program is run, and then it is transferred to the EDMA waiting state. After initialization, the FPGA waits for the external image acquisition command. After receiving the image acquisition command, the image acquisition begins, and the acquired image is preprocessed. After storing a certain amount of data, FPGA sends EDMA request to DSP through half-full signal, waiting for DSP response. Once DSP receives EDMA request from FPGA, it immediately establishes EDMA channel, reads data from FIFO to L2 memory, and starts image compression after storing one frame of image. After an image compression is completed, the DSP sends an interrupt signal to the FPGA, and the FPGA begins to read the compressed image data from the FIFO after receiving the interrupt signal. After reading a frame of data, the encoded signal is judged whether it is valid. If it is valid, the next frame image is compressed according to the same rules. If it is invalid, the DSP is notified to end.

ABB DO620 automation processor module

ABB 07KT97B
ABB 07KT97F1
ABB 200900-004
ABB 35AE92
ABB 3BHB003689
ABB 3HAB3700-1
ABB 3HAB8101-8/08Y
ABB 3HAC025466-001
ABB 3HAC031683-001
ABB 3HAC14550-2/09A
ABB 3HAC14550-4/04B
ABB 3HAC17326-1/02
ABB 3HAC17346-1/01
ABB 3HAC4776-1/1
ABB 3HNA000512-001
ABB 3HNE00313-1
ABB 61615-0-1200000
ABB AI610
ABB AI835
ABB AX411/50001
ABB BB510
ABB CI520V1
ABB CI610
ABB CI615
ABB CI626
ABB CI626V1
ABB CI810B
ABB DCP02
ABB DCP10
ABB DDI03
ABB DDO02

Scroll to Top